Print Format

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Publications/Services Membership Standards Conferences Careers/Jobs Welcome i i **United States Patent and RELEASE 1.8** Trademark Office **Quick Links** » Search Terms IEEE Help FAQ Peer Review Welcome to IEEE Xplore® Your search matched 2 of 1131693 documents. ( )- Home A maximum of **500** results are displayed, **15** to a page, — What Can I Access? sorted by **Relevance** in **Descending** order. C Log-out **Tables of Contents** Refine This Search: O- Journals You may refine your search by editing the current searc & Magazines expression or entering a new one in the text box. )- Conference **Proceedings** (bist) <and> instantiating <and> memory Search Standards □Check to search within this result set Search **Results Key:** O- By Author JNL = Journal or Magazine CNF = Conference STD = O- Basic — Advanced Standard CrossRef **Member Services** 1 ASIC BIST synthesis: a VHDL approach O- Join IEEE Eberle, T.; McVay, B.; Meyers, C.; Moore, J.; )- Establish IEEE Test Conference, 1996. Proceedings., International, 20 Web Account Oct. 1996 Access the **IEEE Member** Pages:741 - 750 **Digital Library IEEE Enterprise** [PDF Full-Text (856 KB)] [Abstract] **IEEE CNF** ( )- Access the **IEEE Enterprise** 2 Test and repair of large embedded DRAMs. 2 File Cabinet Nelson, E.; Dreibelbis, J.; McConnell, R.;

Test Conference, 2001. Proceedings. International, 30 Oct.-1 Nov. 2001

Pages:173 - 181

[PDF Full-Text (785 KB)] [Abstract] **IEEE CNF** 

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic

Membership

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

**Quick Links** 



IEEE Xplore®

Publications/Services

IEEE

Standards Conferences Careers/Jobs

# Welcome United States Patent and Trademark Office

Σ!

Help FAQ Terms
Peer Review

- CCI REVIEW

# Welcome to IEEE Xplore®

- O- Home
- What Can I Access?
- O- Log-out

### **Tables of Contents**

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

#### Search

- O- By Author
- O- Basic
- O- Advanced
- CrossRef

#### Member Services

- O- Join IEEE
- O- Establish IEEE
  Web Account
- Access the IEEE Member Digital Library

#### **IEEE Enterprise**

O- Access the IEEE Enterprise File Cabinet

Print Format

Search Results [PDF FULL-TEXT 856 KB] NEXT DOWNLOAD CI

Request Permissions
RIGHTS LINK()

# **ASIC BIST synthesis: a VHDL approach**

Eberle, T. McVay, B. Meyers, C. Moore, J.

DFT Technol. Group, Sanders Associates Inc., Nashua, I USA;

This paper appears in: Test Conference, 1996.

**Proceedings., International** 

Meeting Date: 10/20/1996 - 10/25/1996

Publication Date: 20-25 Oct. 1996 Location: Washington, DC USA

On page(s): 741 - 750

Reference Cited: 8

Number of Pages: xii+951

Inspec Accession Number: 5526778

# **Abstract:**

This paper describes the practical aspects of an automa design process and tool environment developed to rapic effectively include **BIST** into ASIC designs. An overview **BIST** architecture is given describing **BIST** capabilities mission logic, embedded and external **memory**, device an interconnect **BIST** capability used to assist module/I **BIST**. A high level synthesis approach is employed usin VHDL language in a way unique to its intended purpose automatic means for **instantiating** VHDL **BIST** structu

an ASIC design is described. Other automated phases c development cycle are discussed including testability enhancement of the ASIC core and test stimulus generationally, factory, and field test. Results are presented for ASIC designs ranging in gate count from 56 k-164 k gar (complexity from controllers to data processors)

# **Index Terms:**

SRAM chips application specific integrated circuits automatic equipment automatic testing built-in self test design for testa hardware description languages high level synthesis logic testa production testing 56 to 164 k ASIC BIST synthesis ASIC description logic BIST architecture SRAM VHDL languages automated design controllers data processors embedded metaternal memory factory testing field test foundry high lever synthesis interconnect BIST module/PCB BIST test stimuluageneration

# Documents that cite this document

There are no citing documents available in IEEE Xplore at this t

<u>Search Results</u> [PDF FULL-TEXT 856 KB] <u>NEXT</u> <u>DOWNLOAD</u> CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved